Designing with the Versal Adaptive SoC: PCI Express Systems

his course introduces the features and capabilities of the PCIe® and Cache Coherent Interconnect blocks in the AMD Versal™ adaptive SoC architecture. Learn how to implement a Versal device PCI Express® solution in cu...

Course Description

This course introduces the features and capabilities of PCI Express and Cache Coherent Interconnect blocks in the AMD Versal adaptive SoC architecture. It focuses on implementing PCI Express solutions for Versal devices to improve time to market.

The emphasis of this course is on:

  • PCI Express design methodology for Versal devices
  • Reviewing Versal PCI Express core products
  • Selecting PCI Express IP cores from the Vivado Design Suite
  • Generating PCI Express example designs and applications
  • Identifying advanced PCIe specification capabilities
  • AXI-Streaming interconnect

Training Duration

20 hours

Additional Information

  • Number of Chapters: 21
  • Number of Labs: 8
  • Number of Demos: 0
  • Current Version: 2025.1

What's New

  • Updates for Versal Prime Series Gen 2 and Versal AI Edge Series Gen 2
  • New content on Gen 2 Series PS MDB PCI Express Solution
  • All labs updated to the latest software versions

Chapters

Chapter 1

  • AMD Versal Adaptive SoC: Introduction to PCI Express

Chapter 2

  • AMD Versal Adaptive SoC: PCIe Solutions Overview

Chapter 3

  • AMD Versal Adaptive SoC: PCIe Block Architecture and Functionality

Chapter 4

  • AMD Versal Adaptive SoC: PCIe Block Interfaces Overview

Chapter 5

  • AMD Versal Adaptive SoC: PCIe Block Requesters Interfaces

Chapter 6

  • AMD Versal Adaptive SoC: PCIe Block Completer Interfaces

Chapter 7

  • AMD Versal Adaptive SoC: PHY for PCI Express

Chapter 8

  • AMD Versal Adaptive SoC: PCIe Block Customization

Chapter 9

  • AMD Versal Adaptive SoC: PCIe Block Testbench and Simulation

Chapter 10

  • AMD Versal Adaptive SoC: PCIe Block Implementation

Chapter 11

  • AMD Versal Adaptive SoC: PL PCIe Block Debugging Overview

Chapter 12

  • AMD Versal Adaptive SoC: CPM4 Architecture and Functionality

Chapter 13

  • AMD Versal Adaptive SoC: CPM Block Customization

Chapter 14

  • AMD Versal Adaptive SoC: CPM IP Use Cases

Chapter 15

  • AMD Versal Adaptive SoC: MDB Architecture and Functionality

Chapter 16

  • AMD Versal Adaptive SoC: MDB Block Customization

Chapter 17

  • AMD Versal Adaptive SoC: Introduction to DMA

Chapter 18

  • AMD Versal Adaptive SoC: PL PCIe XDMA/Bridge Subsystem

Chapter 19

  • AMD Versal Adaptive SoC: PL PCIe QDMA Subsystem

Chapter 20

  • AMD Versal Adaptive SoC: PS MDB DMA Solution

Chapter 21

  • Designing with the Versal Adaptive SoC PCI Express Systems Full Course Quiz

Event Schedule

Virtual Learning Environment (Online)
  • 08.11. - 09.11.2027 09:00-17:00 — € 1,700.00 excl. VAT Add to cart
  • 03.05. - 04.05.2027 09:00-17:00 — € 1,700.00 excl. VAT Add to cart
  • 13.08. - 14.08.2026 09:00-17:00 — € 1,700.00 excl. VAT Add to cart
Request on-demand event: Click here.

Partner

Xilinx
Updated at: 2026-07-08 10:49:06 +0200to the top