Admin >>
Customer login
  • so-logic
  • sozius
  • Activities
  • Knowledgebase
  • Trainings
  • IP Cores
  • Customers
  • Sitemap

Trainings

  • soopendays 2012
  • Search
  • Schedule
  • In-house Training
  • Create attendant account
  • Doulos
  • Mathworks
  • National Instruments
  • so-logic
  • AMD Xilinx
    • Architecture
      • Designing with Versal AI Engine 1 - Architecture and Design Flow
      • Designing with Versal AI Engine 2: Graph Programming with AI Engine Kernels
      • Designing with Versal AI Engine 3: Kernel Programming and Optimization
      • Developing AI Inference Solutions with the Vitis AI Platform
      • Designing with the Versal Adaptive SoC: PCI Express Systems
      • Designing with the Versal Adaptive SoC: Network on Chip
      • Designing with the Versal Adaptive SoC: Architecture and Methodology
      • Getting Started with the AMD Xilinx Versal Adaptive SoC Platform
      • Designing with the Zynq UltraScale+ RFSoC
      • Zynq SoC System Architecture
      • Designing with the UltraScale and UltraScale+ Architectures
      • Designing with AMD Xilinx 7 Series Families
      • Designing with Spartan-6 and Virtex-6 Families
      • Designing with Virtex-5 FPGA Family
      • Spartan-6 with ISE Migration to 7 Series with Vivado
    • Connectivity
    • DSP
    • Embedded
    • Languages
    • Tools
    • Versal Live Online Workshop Compendium Complete
    • Vision KRIA SOM
  • Payment conditions
  • Shopping Cart
  • Instruction

Architecture

Courses

  • Designing with Versal AI Engine 1 - Architecture and Design Flow
  • Designing with Versal AI Engine 2: Graph Programming with AI Engine Kernels
  • Designing with Versal AI Engine 3: Kernel Programming and Optimization
  • Developing AI Inference Solutions with the Vitis AI Platform
  • Designing with the Versal Adaptive SoC: PCI Express Systems
  • Designing with the Versal Adaptive SoC: Network on Chip
  • Designing with the Versal Adaptive SoC: Architecture and Methodology
  • Getting Started with the AMD Xilinx Versal Adaptive SoC Platform
  • Designing with the Zynq UltraScale+ RFSoC
  • Zynq SoC System Architecture
  • Designing with the UltraScale and UltraScale+ Architectures
  • Designing with AMD Xilinx 7 Series Families
  • Designing with Spartan-6 and Virtex-6 Families
  • Designing with Virtex-5 FPGA Family
  • Spartan-6 with ISE Migration to 7 Series with Vivado
Updated at: 2009-12-04 13:45:16 +0100to the top
 
Questions or problems? support@so-logic.netWKO Impressum, Privacy and Policy