Designing with Versal AI Engine 1 - Architecture and Design Flow

Course Description

This content describes the Versal™ AI Engine architecture, how to program the AI Engines (single kernel programming and multiple kernel programming using data flow graphs), the data communications between the PL and AI Engines, and how to analyze the kernel program using various debugger features.

Release Date

December 2020

Training Duration

2 days

Who Should Attend?

Software and hardware developers, system architects, and anyone who wants to learn about the architecture of the Xilinx Versal AI Engine

Skills Gained

After completing this comprehensive training, you will know how to:

  • Illustrating the AI Engine architecture
  • Designing single AI Engine kernels using the Vitis™ unified software platform
  • Designing multiple AI kernels using data flow graphs with the Vitis IDE
  • Reviewing the data movement between AI Engines, between AI Engines via memory and DMA, and between AI Engines to programmable logic (PL)
  • Analyzing and debugging kernel performance

Course Outline



  • Overview of Versal ACAP Architecture
  • Introduction to the AI Engine Architecture
  • Versal AI Engine Memory and Data Movement
  • Versal ACAP Tool Flow
  • Application Partitioning on Versal ACAPs 1
  • Scalar and Vector Datatypes
  • Intrinsic Functions
  • Window and Streaming Data APIs
  • Vitis Analyzer
  • The Programming Model - Single Kernel
  • The Programming Model - Single Kernel Using Vector Data Types
  • The Programming Model - Introduction to the Adaptive Data Flow (ADF) Graph
  • The Programming Model: Multi Kernel Using Graph
  • Designing with Versal AI Engine 1 Full Course Quiz

Event Schedule

No events found. Event request.

Partner

Xilinx
Updated at: 2021-07-18 16:14:33 +0200to the top