UDP Register Handler Core

Index

General Description
Supported FPGA Families and Development Tools
Applications
Deliverables
Licensing
Pricing and Additional Information

General Description

UDP Regiter Handler Core is used to access the register file (connected with AXI-Light) with UDP Datagrams. Up to 64 Command Lines (8 Bytes each) can be stored in an internal command queue FIFO. No more commands than this should be sent by the Host at once. The incoming command line is decoded and the corresponding action performed on the register interface. The response package will then be sent back (in case of read and write) to the Host.


The existing IEEE Std. 802.3-2008 standard is applicable to the Ethernet MAC core, including UDP Register Handler core.


The so_ip_udp_reg_handler core can be evaluated using Xilinx Evaluation Platforms before actual pur- chase. This is achieved by using a demonstration bit files for KC705 platform that allows the user to connect the So-Logic's complete 1G Ethernet solution system to some other Ethernet enabled device (PC or some Ethernet tester equipment) and evaluate system performance under different transfer scenarios.

Supported FPGA Families and Development Tools

UDP Register Handler core currently supports following Xilinx FPGA device familes:

  • Zynq-7000
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Virtex-6
  • Spartan-6
  • Virtex-5

UDP Register Handler core currently supports following Xilinx development tools:

  • Xilinx Vivado Design Suite

Applications

  • LAN networking
  • Industrial Ethernet
  • Distributed Storage Area Networks
  • Cloud computing

Deliverables

Source code (source code license only)

  • VHDL Source Code

VHDL test bench environment

  • Tests with reference responses

Technical documentation

  • Datasheet
  • Installation notes
  • User manual

Instantiation templates

Example application

Technical support

  • IP Core implementation support
  • Variable length maintenance
  • Delivery of IP Core updates, minor and major changes
  • Delivery of documentation updates
  • Telephone & email support

Licensing

Netlist License

  • Post-synthesis netlist
  • Self checking testbench
  • Test vectors for testing the core
  • Place&Route scripts
  • Constraints
  • Instantiation templates
  • Documentation

VHDL Source License

  • VHDL RTL source code
  • Complete verification plan together with the functional verification environment to verify the correct operation of the core
  • Self checking testbench
  • Vectors for testing the functionality of the core
  • Simulation & synthesis scripts
  • Documentation

Pricing and Additional Information

Pricing of UDP Register Handler core varies, and is dependent on the license type. For information about the pricing, license types, additional documents, performance, example applications, or any other information regarding the UDP Register Handler core, please contact So-Logic at:

Phone: +43-1-315 77 77-11
Fax: +43-1-315 77 77-44
email: ip_ethernet@so-logic.net

 

Updated at: 2019-05-24 12:28:34 +0200to the top