DSP Design Using System Generator

Course Description

This course allows you to explore the System Generator tool and to gain the expertise you need to develop advanced, low-cost DSP designs. This intermediate course in implementing DSP functions focuses on learning how to use System Generator for DSP, design implementation tools, and hardware co-simulation verification. Through hands-on exercises, you will implement a design from algorithm concept to hardware verification by using AMD Xilinx FPGA capabilities.

Release Date

Level

DSP 3

Training Duration

2 days

Who Should Attend?

System engineers, system designers, logic designers, and experienced hardware engineers who are implementing DSP algorithms using the MathWorks MATLAB® and Simulink® software and want to use AMD Xilinx System Generator for DSP design.

Prerequisites

• Experience with the MATLAB and Simulink software
• Basic understanding of sampling theory

Skills Gained

After completing this comprehensive training, you will have the necessary skills to:

• Describe the System Generator design flow for implementing DSP functions
• Identify AMD Xilinx FPGA capabilities and implement a design from algorithm concept to hardware simulation
• List various low-level and high-level functional blocks available in System Generator
• Run hardware co-simulation
• Identify the high-level blocks available for FIR and FFT designs
• Implement multi-rate systems in System Generator
• Integrate System Generator models into the Vivado IDE
• Design a processor-controllable interface using System Generator for DSP
• Generate IPs from C-based design sources for use in the System Generator environment

Course Outline

Day 1

• Introduction to System Generator
• Simulink Software Basics
• Lab 1: Using the Simulink Software
• Basic AMD Xilinx Design Capture
• Demo: System Generator Gateway Blocks
• Lab 2: Getting Started with AMD Xilinx System Generator
• Signal Routing
• Lab 3: Signal Routing
• Implementing System Control
• Lab 4: Implementing System Control

Day 2

• Multi-Rate Systems
• Lab 5: Designing a MAC-based FIR
• Filter Design
• Lab 6: Designing a FIR Filter Using the FIR Compiler Block
• System Generator, Vivado Design Suite, Project Navigator, and XPS Integration
• Lab 7: System Generator and Vivado IDE Integration
• Kintex-7 FPGA DSP Platforms
• Lab 8: System Generator and Vivado HLS Tool Integration
• Lab 9: AXI-4 Lite Interface Synthesis

Lab Descriptions

• Lab 1: Using Simulink – Learn how to use Simulink toolbox blocks and design a system. Understand the effect sampling rate
• Lab 2: Getting Started with AMD Xilinx System Generator – Illustrates a DSP block design. Perform hardware co-simulation verification targeting an AMD Xilinx demo board
• Lab 3: Signal Routing – Design padding and unpadding logic by using signal routing blocks
• Lab 4: Implementing System Control – Design an address generator circuit by using blocks and Mcode
• Lab 5: Designing a MAC-based FIR – Using a bottom-up approach, design a MAC-based bandpass FIR filter and verify through hardware co-simulation by using an AMD Xilinx demo board
• Lab 6: Designing a FIR Filter Using the FIR Compiler Block or DAFIR Block – Design a bandpass FIR filter by using the FIR Compiler block to demonstrate increased productivity. Verify the design through hardware co-simulation by using an AMD Xilinx demo board
• Lab 7: System Generator and Vivado IDE Integration – Learn how to embed System Generator models into the Vivado IDE.
• Lab 8: System Generator and Vivado HLS Tool Integration – Generate IP from a C-based design to use with System Generator.
• Lab 9: AXI4-Lite Interface Synthesis – Package a System Generator for DSP design with an AXI4-Lite interface and integrate this packaged IP into a Zynq All Programmable SoC processor system.